656 citations · 669 across the 5 of their papers we have counts for
1 paper · 1 filter
Sarabjeet Singh, Neelam Surana, Pranjali Jain +2
In this paper, we propose a 'full-stack' solution to designing high capacity and low latency on-chip cache hierarchies by starting at the circuit level of the hardware design stack…