Modeling and Energy Optimization of LDPC Decoder Circuits with Timing Violations

François Leduc-Primeau, Frank R. Kschischang, Warren J. Gross

This paper proposes a "quasi-synchronous" design approach for signal processing circuits, in which timing violations are permitted, but without the need for a hardware compensation…