Chip-level CMP Modeling and Smart Dummy for HDP and Conformal CVD Films

George Yong Liu, Ray F. Zhang, Kelvin Hsu +1

Chip-level CMP modeling is investigated to obtain the post-CMP film profile thickness across a die from its design layout file and a few film deposition and CMP parameters. The wor…