ParaLarH: Parallel FPGA Router based upon Lagrange Heuristics

Rohit Agrawal, Kapil Ahuja, Dhaarna Maheshwari +1

Routing of the nets in Field Programmable Gate Array (FPGA) design flow is one of the most time consuming steps. Although Versatile Place and Route (VPR), which is a commonly used…