Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs

Shan Shen, Dingcheng Yang, Yuyang Xie +3

To achieve higher system energy efficiency, SRAM in SoCs is often customized. The parasitic effects cause notable discrepancies between pre-layout and post-layout circuit simulatio…