Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form

Prithwish Basu Roy, Akashdeep Saha, Manaar Alam +4

Automated Verilog code synthesis poses significant challenges and typically demands expert oversight. Traditional high-level synthesis (HLS) methods often fail to scale for real-wo…