Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65nm CMOS process

Partha Sarathi Paul, Maisha Sadia, Md Sakib Hasan

In this paper, we present the design of a new chaotic map circuit with a 65nm CMOS process. This chaotic map circuit uses a dynamic parameter-control topology and generates a wide…