Partial Reconfiguration for Design Optimization

Marie Nguyen, Nathan Serafin, James C. Hoe

FPGA designers have traditionally shared a similar design methodology with ASIC designers. Most notably, at design time, FPGA designers commit to a fixed allocation of logic resour…