Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision

Kyeongho Lee, Jinho Jeong, Sungsoo Cheon +2

This paper presents 6T SRAM cell-based bit-parallel in-memory computing (IMC) architecture to support various computations with reconfigurable bit-precision. In the proposed techni…