1 paper
Filip Masar, Vojtech Mrazek, Lukas Sekanina
A new field programmable gate array (FPGA)-based emulation platform is proposed to accelerate fault tolerance analysis of inference accelerators of convolutional neural networks (C…