An FPGA cached sparse matrix vector product (SpMV) for unstructured computational fluid dynamics simulations

Guillermo Oyarzun, Daniel Peyrolon, Carlos Alvarez +1

Field Programmable Gate Arrays generate algorithmic specific architectures that improve the code's FLOP per watt ratio. Such devices are re-gaining interest due to the rise of new…