activity
20162026
most citedDeepVigor: Vulnerability Value Ranges and Factors for DNNs' Reliability Assessment

17 citations · 58 across the 29 of their papers we have counts for

collaborators
Showing cs.ARShow all

11 papers · 1 filter

cs.AR2026

Carry-Through Checksum: A Lightweight Fault-Detection for CNN Inference at the Edge

Kyrylo Nazarevych, Mohammad Hasan Ahmadilivani, Krister Kaldre +2

Convolutional Neural Networks (CNNs) are increasingly deployed in safety-critical edge applications, where soft errors can silently corrupt inference outputs and lead to unsafe dec…

cs.AR2026

CheckOne: Lightweight Fault Detection and Mitigation for Vision Transformers

Mohammad Hasan Ahmadilivani, Sven-Markus Loorits, Jaan Raik

The wide adoption of Vision Transformers (ViTs) in safety-critical applications raises reliability concerns related to hardware faults. Algorithm-Based Fault Tolerance (ABFT) metho…

cs.AR2026

Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs

Mohammad Hasan Ahmadilivani, Marten Roots, Marco Restifo +3

Modern Deep Learning (DL) workloads are increasingly deployed in safety-critical domains, such as automotive systems and hyperscale data centers, where transient hardware faults po…

cs.AR2026

Cross-Layer Co-Optimized LSTM Accelerator for Real-Time Gait Analysis

Mohammad Hasan Ahmadilivani, Levent Aksoy, Mohammad Eslami +2

Long Short-Term Memory (LSTM) neural networks have penetrated healthcare applications where real-time requirements and edge computing capabilities are essential. Gait analysis that…

cs.AR2024

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators

Mahdi Taheri, Natalia Cherezova, Mohammad Saeed Ansari +4

The stringent requirements for the Deep Neural Networks (DNNs) accelerator's reliability stand along with the need for reducing the computational burden on the hardware platforms,…

cs.AR2020★ 4 cited

New categories of Safe Faults in a processor-based Embedded System

C. C. Gursoy, M. Jenihhin, A. S. Oyeniran +4

The identification of safe faults (i.e., faults which are guaranteed not to produce any failure) in an electronic system is a crucial step when analyzing its dependability and its…

cs.AR2020★ 4 cited

Efficient Fault Injection based on Dynamic HDL Slicing Technique

Ahmet Cagri Bagbaba, Maksim Jenihhin, Jaan Raik +1

This work proposes a fault injection methodology where Hardware Description Language (HDL) code slicing is exploited to prune fault injection locations, thus enabling more efficien…

cs.AR2020★ 4 cited

Accelerating Transient Fault Injection Campaigns by using Dynamic HDL Slicing

Ahmet Cagri Bagbaba, Maksim Jenihhin, Jaan Raik +1

Along with the complexity of electronic systems for safety-critical applications, the cost of safety mechanisms evaluation by fault injection simulation is rapidly going up. To red…

cs.AR2019★ 2 cited

High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors

Adeboye Stephen Oyeniran, Raimund Ubar, Maksim Jenihhin +2

Recent safety standards set stringent requirements for the target fault coverage in embedded microprocessors, with the objective to guarantee robustness and functional safety of th…

cs.AR2019★ 10 cited

Towards Multidimensional Verification: Where Functional Meets Non-Functional

Maksim Jenihhin, Xinhui Lai, Tara Ghasempouri +1

Trends in advanced electronic systems' design have a notable impact on design verification technologies. The recent paradigms of Internet-of-Things (IoT) and Cyber-Physical Systems…

cs.AR2019★ 2 cited

Mixed-level identification of fault redundancy in microprocessors

Adeboye Stephen Oyeniran, Raimund Ubar, Maksim Jenihhin +2

A new high-level implementation independent functional fault model for control faults in microprocessors is introduced. The fault model is based on the instruction set, and is spec…