Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset

Anand Menon, Samit S Miftah, Shamik Kundu +7

Hardware verification is crucial in modern SoC design, consuming around 70% of development time. SystemVerilog assertions ensure correct functionality. However, existing industrial…