Great Expectations: Benchmarking the Real-World Performance of RVV 1.0 in HPC

Stepan Nassyr, Prateek Chawla, Daniel Seibel +3

Following the ratification of the RISC-V Vector Extension (RVV 1.0), new commercially available silicon has been adopting the extension. This paper revisits the question of RISC-V…