collaborators

1 paper

cs.AR2025

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes

Roberto Giorgi, Gianfranco Mariotti

WebRISC-V is a web-based educational tool designed to simulate the pipelined execution of assembly programs according to the RV64IM specifications (64-bit RISC-V processor). The to…