Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Enhancement

Navid Khoshavi, Xunchao Chen, Jun Wang +1

As capacity and complexity of on-chip cache memory hierarchy increases, the service cost to the critical loads from Last Level Cache (LLC), which are frequently repeated, has becom…