Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications

Norbert Deak, Octavian Creţ, Horia Hedeşiu

Partial Reconfiguration (PR) is a technique that allows reconfiguring the FPGA chip at runtime. However, current design support tools require manual floorplanning of the partial mo…