A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping

Sitansusekhar Roymohapatra, Ganesh R. Gore, Akanksha Yadav +4

This article is withdrawn because the co-authors are not in favor of publication.