activity
20182026
most citedA RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures

57 citations · 83 across the 9 of their papers we have counts for

collaborators
Showing cs.ARShow all

5 papers · 1 filter

cs.AR2026

Different Perspectives of Memory System Simulation

Pouya Esmaili-Dokht, Arash Yadegari, Victor Xirau +4

Memory simulators are used to estimate application performance on advanced memory systems, yet they may exhibit significant discrepancies compared to real hardware. This paper inve…

cs.AR2025

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication

Mohammadreza Esmali Nojehdeh, Hossein Mokhtarnia, Julian Pavon Rivera +7

This study presents the Cartesian Accumulative Matrix Pipeline (CAMP) architecture, a novel approach designed to enhance matrix multiplication in Vector Architectures (VAs) and Sin…

cs.AR202157 cited

A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures

Cristóbal Ramírez Lazo, César Alejandro Hernández, Oscar Palomar +3

Vector architectures lack tools for research. Consider the gem5 simulator, which is possibly the leading platform for computer-system architecture research. Unfortunately, gem5 doe…

cs.AR2020

Understanding Power Consumption and Reliability of High-Bandwidth Memory with Voltage Underscaling

Seyed Saber Nabavi Larimi, Behzad Salami, Osman S. Unsal +3

Modern computing devices employ High-Bandwidth Memory (HBM) to meet their memory bandwidth requirements. An HBM-enabled device consists of multiple DRAM layers stacked on top of on…

cs.AR201920 cited

Evaluating Built-in ECC of FPGA on-chip Memories for the Mitigation of Undervolting Faults

Behzad Salami, Osman S. Unsal, Adrian Cristal Kestelman

Voltage underscaling below the nominal level is an effective solution for improving energy efficiency in digital circuits, e.g., Field Programmable Gate Arrays (FPGAs). However, fu…