Vogls: a Fast Interactive Full-timing Simulator for Pre-silicon Power Side-Channel Analysis

Gijs Burghoorn, Ileana Buhan, Lejla Batina

Designing hardware circuits resistant to side-channel attacks increasingly relies on simulation to predict device leakage before fabrication. Current functional verification simula…