A FPGA-based architecture for real-time cluster finding in the LHCb silicon pixel detector

G. Bassi, L. Giambastiani, K. Hennessy +5

This article describes a custom VHDL firmware implementation of a two-dimensional cluster-finder architecture for reconstructing hit positions in the new vertex pixel detector (VEL…