1 paper
Jungin Rhee, Minseong Jang, Jaewoo Kim +1
High-level synthesis (HLS) raises the abstraction of hardware design from concurrent register-transfer level (RTL) programs to sequential programs. Among the forms of parallelism H…