1 paper · 1 filter
N. V. Biesuz, J. Alozy, R. Bolzonella +6
The paper describes a modular FPGA‑based data acquisition system designed for the Timepix4 ASIC, featuring high‑speed Ethernet readout, deterministic multi‑board synchronization, a…