paper

Logic Column 12: Logical Verification and Equational Verification

arXiv:cs/0505024

Abstract

This article examines two approaches to verification, one based on using a logic for expressing properties of a system, and one based on showing the system equivalent to a simpler system that obviously has whatever property is of interest. Using examples such as process calculi and regular programs, the relationship between these two approaches is explored.

11 pages