Ion-Trap Chip Architecture Optimized for Implementation of Quantum Error-Correcting Code

Abstract

We propose a scalable trapped-ion quantum-computing architecture that efficiently incorporates quantum error correction. The chip design exploits orthogonal qubit connectivity by assigning horizontal trap regions to transversal logical gates and vertical regions to nontransversal gates and syndrome extraction, thereby enabling universal gate operations with minimal ion shuttling and reduced hardware complexity. Using a dedicated software tool, we evaluate the architecture on several benchmark algorithms and scheduling policies for two-dimensional color code of varying code distance. Our results demonstrate that increasing the code distance by two reduces the effective logical two-qubit gate error probability by approximately two orders of magnitude, reaching values as low as $10^{-8}$ with the $[[31,1,7]]$ color code. This improvement substantially expands the range of algorithms that can be executed reliably, up to scales of a few thousand logical qubits, depending on the algorithmic structure. Overall, these findings validate the practicality and scalability of the proposed architecture and its control strategies, highlighting a viable route toward fault-tolerant, trapped-ion quantum computing.

18 pages, 11 figures

References in corpus (45)

• Quantum Computing in the NISQ era and beyond
• Surface codes: Towards practical large-scale quantum computation
• Universal Quantum Computation with ideal Clifford gates and noisy ancillas
• Trapped-Ion Quantum Computing: Progress and Challenges
• Quantum computing with trapped ions
• Demonstration of a small programmable quantum computer with atomic qubits
• High-fidelity quantum logic gates using trapped-ion hyperfine qubits
• High-fidelity two-qubit quantum logic gates using trapped calcium-43 ions
• Topological Quantum Distillation
• Large Scale Modular Quantum Computer Architecture with Atomic Memory and Photonic Interconnects
• High-fidelity preparation, gates, memory and readout of a trapped-ion quantum bit
• Demonstration of the trapped-ion quantum-CCD computer architecture
• Efficient Z-Gates for Quantum Computing
• Benchmarking an 11-qubit quantum computer
• High threshold universal quantum computation on the surface code
• Restrictions on Transversal Encoded Quantum Gate Sets
• A compact ion-trap quantum computing demonstrator
• Methodology for quantum logic gate constructions
• A Race Track Trapped-Ion Quantum Processor
• Single ion-qubit exceeding one hour coherence time
• Demonstration of fault-tolerant universal quantum gate operations
• Blueprint for a microwave trapped-ion quantum computer
• Fast Decoders for Topological Quantum Codes
• Automated optimization of large quantum circuits with continuous parameters
• Optimal Resources for Topological 2D Stabilizer Codes: Comparative Study
• High-Fidelity Bell-State Preparation with ${}^{40}$Ca${}^{+}$ Optical Qubits
• Assessing the progress of trapped-ion processors towards fault-tolerant quantum computation
• Unfolding the color code
• Application-Oriented Performance Benchmarks for Quantum Computing
• Basic circuit compilation techniques for an ion-trap quantum machine
• Efficient Arbitrary Simultaneously Entangling Gates on a trapped-ion quantum computer
• Benchmarking a trapped-ion quantum computer with 30 qubits
• A volumetric framework for quantum computer benchmarks
• High fidelity state preparation and measurement of ion hyperfine qubits with I > 1/2
• 2-D color code quantum computation
• How to wire a 1000-qubit trapped ion quantum computer
• An efficient magic state approach to small angle rotations
• Topological color codes on Union Jack lattices: A stable implementation of the whole Clifford group
• Quantum Circuit Compiler for a Shuttling-Based Trapped-Ion Quantum Computer
• Scalable, high-fidelity all-electronic control of trapped-ion qubits
• Scalable Multispecies Ion Transport in a Grid-Based Surface-Electrode Trap
• Color code decoder with improved scaling for correcting circuit-level noise
• Automated Generation of Shuttling Sequences for a Linear Segmented Ion Trap Quantum Computer
• Improving threshold for fault-tolerant color code quantum computing by flagged weight optimization
• Cost-optimal single-qubit gate synthesis in the Clifford hierarchy