ElasticAI: Creating and Deploying Energy-Efficient Deep Learning Accelerator for Pervasive Computing
arXiv:2409.09044 · doi:10.1109/PerComWorkshops56833.2023.10150398
Abstract
Deploying Deep Learning (DL) on embedded end devices is a scorching trend in pervasive computing. Since most Microcontrollers on embedded devices have limited computing power, it is necessary to add a DL accelerator. Embedded Field Programmable Gate Arrays (FPGAs) are suitable for deploying DL accelerators for embedded devices, but developing an energy-efficient DL accelerator on an FPGA is not easy. Therefore, we propose the ElasticAI-Workflow that aims to help DL developers to create and deploy DL models as hardware accelerators on embedded FPGAs. This workflow consists of two key components: the ElasticAI-Creator and the Elastic Node. The former is a toolchain for automatically generating DL accelerators on FPGAs. The latter is a hardware platform for verifying the performance of the generated accelerators. With this combination, the performance of the accelerator can be sufficiently guaranteed. We will demonstrate the potential of our approach through a case study.
The paper is accepted by 2023 IEEE International Conference on Pervasive Computing and Communications (Best Demo Award)
Cited by in corpus (7)
- FlowPrecision: Advancing FPGA-Based Real-Time Fluid Flow Estimation with Linear Quantization
- On-Device Soft Sensors: Real-Time Fluid Flow Estimation from Level Sensor Data
- Towards Auto-Building of Embedded FPGA-based Soft Sensors for Wastewater Flow Estimation
- Enabling Vibration-Based Gesture Recognition on Everyday Furniture via Energy-Efficient FPGA Implementation of 1D Convolutional Networks
- StrikeWatch: Wrist-worn Gait Recognition with Compact Time-series Models on Low-power FPGAs
- Automated Energy-Aware Time-Series Model Deployment on Embedded FPGAs for Resilient Combined Sewer Overflow Management
- Resource-aware Mixed-precision Quantization for Enhancing Deployability of Transformers for Time-series Forecasting on Embedded FPGAs