Short reasons for long vectors in HPC CPUs: a study based on RISC-V

Abstract

For years, SIMD/vector units have enhanced the capabilities of modern CPUs in High-Performance Computing (HPC) and mobile technology. Typical commercially-available SIMD units process up to 8 double-precision elements with one instruction. The optimal vector width and its impact on CPU throughput due to memory latency and bandwidth remain challenging research areas. This study examines the behavior of four computational kernels on a RISC-V core connected to a customizable vector unit, capable of operating up to 256 double precision elements per instruction. The four codes have been purposefully selected to represent non-dense workloads: SpMV, BFS, PageRank, FFT. The experimental setup allows us to measure their performance while varying the vector length, the memory latency, and bandwidth. Our results not only show that larger vector lengths allow for better tolerance of limitations in the memory subsystem but also offer hope to code developers beyond dense linear algebra.

SC-W 2023: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis Denver CO USA November 12 - 17, 2023

References in corpus (4)

• A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures
• Design and engineering of a simplified workflow execution for the MG5aMC event generator on GPUs and vector CPUs
• Software Development Vehicles to enable extended and early co-design: a RISC-V and HPC case of study
• Test-driving RISC-V Vector hardware for HPC