Video Decoding Energy Estimation Using Processor Events
arXiv:2307.14000 · doi:10.1109/ICIP.2017.8296731
Abstract
In this paper, we show that processor events like instruction counts or cache misses can be used to accurately estimate the processing energy of software video decoders. Therefore, we perform energy measurements on an ARM-based evaluation platform and count processor level events using a dedicated profiling software. Measurements are performed for various codecs and decoder implementations to prove the general viability of our observations. Using the estimation method proposed in this paper, the true decoding energy for various recent video coding standards including HEVC and VP9 can be estimated with a mean estimation error that is smaller than 6%.
5 pages, 2 figures
References in corpus (5)
- Modeling the Energy Consumption of the HEVC Decoding Process
- Estimating the HEVC Decoding Energy Using the Decoder Processing Time
- A Bitstream Feature Based Model for Video Decoding Energy Estimation
- Joint Optimization of Rate, Distortion, and Decoding Energy for HEVC Intraframe Coding
- Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing