Adaptive syndrome measurements for Shor-style error correction
arXiv:2208.05601 · doi:10.22331/q-2023-08-08-1075
Abstract
The Shor fault-tolerant error correction (FTEC) scheme uses transversal gates and ancilla qubits prepared in the cat state in syndrome extraction circuits to prevent propagation of errors caused by gate faults. For a stabilizer code of distance that can correct up to errors, the traditional Shor scheme handles ancilla preparation and measurement faults by performing syndrome measurements until the syndromes are repeated times in a row; in the worst-case scenario, rounds of measurements are required. In this work, we improve the Shor FTEC scheme using an adaptive syndrome measurement technique. The syndrome for error correction is determined based on information from the differences of syndromes obtained from consecutive rounds. Our protocols that satisfy the strong and the weak FTEC conditions require no more than rounds and rounds, respectively, and are applicable to any stabilizer code. Our simulations of FTEC protocols with the adaptive schemes on hexagonal color codes of small distances verify that our protocols preserve the code distance, can increase the pseudothreshold, and can decrease the average number of rounds compared to the traditional Shor scheme. We also find that for the code of distance , our FTEC protocols with the adaptive schemes require no more than rounds on average.
24 pages, 3 figures, comments welcome. V2: minor correction. V3: adding numerical simulations and classical time complexity analysis. V4: minor correction
References in corpus (7)
- Topological Quantum Distillation
- Fault-Tolerant Quantum Computation For Local Non-Markovian Noise
- Fault-tolerant conversion between the Steane and Reed-Muller quantum codes
- Effective fault-tolerant quantum computation with slow measurements
- Universal transversal gates with color codes - a simplified approach
- Simple proof of fault tolerance in the graph-state model
- Error rates and resource overheads of encoded three-qubit gates
Cited by in corpus (10)
- Automated Synthesis of Fault-Tolerant State Preparation Circuits for Quantum Error Correction Codes
- Fault-Tolerant Preparation of Quantum Polar Codes Encoding One Logical Qubit
- Concatenated Steane code with single-flag syndrome checks
- Optimization tools for distance-preserving flag fault-tolerant error correction
- Reducing Quantum Error Correction Overhead with Versatile Flag-Sharing Syndrome Extraction Circuits
- Improved performance of the Bacon-Shor code with Steane's syndrome extraction method
- Minimizing readout-induced noise for early fault-tolerant quantum computers
- Comparison of spin-qubit architectures for quantum error-correcting codes
- Weakly Fault-Tolerant Computation in a Quantum Error-Detecting Code
- Optimized Clifford Noise Reduction: Theory, Simulations and Experiments