Hetero-structure Mode Space Method for Efficient Device Simulations

Abstract

The Hamiltonian size reduction method or the mode space method applicable to general heterogeneous structures is developed in this work. The effectiveness and accuracy of the method are demonstrated for four example devices of GaSb/InAs tunnel field effect transistor (FET), MoTe2/SnS2 bilayer vertical FET, InAs nanowire FET with a defect, and Si nanowire FET with rough surfaces. The Hamiltonian size is reduced to around 5 % of the original full Hamiltonian size without losing the accuracy of the calculated transmission and local density of states in a practical sense. The method developed in this work can be used with any type of Hamiltonian and can be applied to virtually any hetero-structure, so it has the potential to become an enabling technology for efficient simulations of hetero-structures.

References in corpus (7)

• The SIESTA method for ab initio order-N materials simulation
• Efficient index handling of multidimensional periodic boundary conditions
• An approximation to density functional theory for an accurate calculation of band-gaps of semiconductors
• The PSML format and library for norm-conserving pseudopotential data curation and interoperability
• Advanced DFT-NEGF transport techniques for novel 2D-material and device exploration including HfS2/WSe2 van-der-Waals Heterojunction TFET and WTe2/WS2 metal/semiconductor contact
• Scalable Atomistic Simulations of Quantum Electron Transport using Empirical Pseudopotentials
• Impact of body thickness and scattering on III-V triple heterojunction Fin-TFET modeled with atomistic mode space approximation