Quantum Instruction Set Design for Performance

Abstract

A quantum instruction set is where quantum hardware and software meet. We develop new characterization and compilation techniques for non-Clifford gates to accurately evaluate different quantum instruction set designs. We specifically apply them to our fluxonium processor that supports mainstream instruction $\mathrm{iSWAP}$ by calibrating and characterizing its square root $\mathrm{SQiSW}$. We measure a gate fidelity of up to $99.72\%$ with an average of $99.31\%$ and realize Haar random two-qubit gates using $\mathrm{SQiSW}$ with an average fidelity of $96.38\%$. This is an average error reduction of $41\%$ for the former and a $50\%$ reduction for the latter compared to using $\mathrm{iSWAP}$ on the same processor. This shows designing the quantum instruction set consisting of $\mathrm{SQiSW}$ and single-qubit gates on such platforms leads to a performance boost at almost no cost.

2 figures in main text and 21 figures in Supplementary Materials. This manuscript subsumes version 1 with significant improvements such as experimental demonstration and materials presentation

References in corpus (14)

• Supplementary information for "Quantum supremacy using a programmable superconducting processor"
• Randomized Benchmarking of Quantum Gates
• Hartree-Fock on a superconducting qubit quantum computer
• Characterization of addressability by simultaneous randomized benchmarking
• Information Scrambling in Computationally Complex Quantum Circuits
• Symmetrised Characterisation of Noisy Quantum Processes
• Realization of high-fidelity CZ and ZZ-free iSWAP gates with a tunable coupler
• Fluxonium: an alternative qubit platform for high-fidelity operations
• Capacity and quantum geometry of parametrized quantum circuits
• Benchmarking the noise sensitivity of different parametric two-qubit gates in a single superconducting quantum computing platform
• Matchgate benchmarking: Scalable benchmarking of a continuous family of many-qubit gates
• Experimental implementation of non-Clifford interleaved randomized benchmarking with a controlled-S gate
• Designing calibration and expressivity-efficient instruction sets for quantum computing
• Optimal synthesis into fixed XX interactions

Cited by in corpus (12)

• Quantum-Enhanced Greedy Combinatorial Optimization Solver
• Native two-qubit gates in fixed-coupling, fixed-frequency transmons beyond cross-resonance interaction
• Efficient initialization of fluxonium qubits based on auxiliary energy levels
• Compiling Arbitrary Single-Qubit Gates Via the Phase-Shifts of Microwave Pulses
• One Gate Scheme to Rule Them All: Introducing a Complex Yet Reduced Instruction Set for Quantum Computing
• Quantum SWAP gate realized with CZ and iSWAP gates in a superconducting architecture
• Simulating nonlinear optical processes on a superconducting quantum device
• Direct pulse-level compilation of arbitrary quantum logic gates on superconducting qutrits
• MIRAGE: Quantum Circuit Decomposition and Routing Collaborative Design using Mirror Gates
• Quantum circuit synthesis with SQiSW
• Simulating plasma wave propagation on a superconducting quantum chip
• Nonlocal characteristics and argand diagram of two-qubit gates