Towards Efficient Superconducting Quantum Processor Architecture Design

Abstract

More computational resources (i.e., more physical qubits and qubit connections) on a superconducting quantum processor not only improve the performance but also result in more complex chip architecture with lower yield rate. Optimizing both of them simultaneously is a difficult problem due to their intrinsic trade-off. Inspired by the application-specific design principle, this paper proposes an automatic design flow to generate simplified superconducting quantum processor architecture with negligible performance loss for different quantum programs. Our architecture-design-oriented profiling method identifies program components and patterns critical to both the performance and the yield rate. A follow-up hardware design flow decomposes the complicated design procedure into three subroutines, each of which focuses on different hardware components and cooperates with corresponding profiling results and physical constraints. Experimental results show that our design methodology could outperform IBM's general-purpose design schemes with better Pareto-optimal results.

Accepted by ASPLOS 2020, 15 pages, 10 figures

References in corpus (8)

• Charge insensitive qubit design derived from the Cooper pair box
• Quantum algorithm for solving linear systems of equations
• A Quantum Approximate Optimization Algorithm
• ScaffCC: Scalable Compilation and Analysis of Quantum Programs
• Optimized Compilation of Aggregated Instructions for Realistic Quantum Computers
• Quantum Circuit Placement
• Quantum entanglement analysis based on abstract interpretation
• Implementation of the iFREDKIN gate in scalable superconducting architecture for the quantum simulation of Fermionic systems