Demonstrating Delay-based Reservoir Computing Using a Compact Photonic Integrated Chip

Abstract

Photonic delay-based reservoir computing (RC) has gained considerable attention lately, as it allows for simple technological implementations of the RC concept that can operate at high speed. In this paper, we discuss a practical, compact and robust implementation of photonic delay-based RC, by integrating a laser and a 5.4cm delay line on an InP photonic integrated circuit. We demonstrate the operation of this chip with 23 nodes at a speed of 0.87GSa/s, showing performances that are similar to previous non-integrated delay-based setups. We also investigate two other post-processing methods to obtain more nodes in the output layer. We show that these methods improve the performance drastically, without compromising the computation speed.

References in corpus (1)

• Optoelectronic Reservoir Computing

Cited by in corpus (7)

• Reservoir computing based on a silicon microring and time multiplexing for binary and analog operations
• Fabry-Perot Lasers as Enablers for Parallel Reservoir Computing
• Time Shifts to Reduce the Size of Reservoir Computers
• Limit Cycles and Chaos Induced by a Nonlinearity with Memory
• Time-shift selection for reservoir computing using a rank-revealing QR algorithm
• Reservoir Computing based on Mutually Injected Phase Modulated Semiconductor Lasers as a monolithic integrated hardware accelerator
• Microring resonators with external optical feedback for time delay reservoir computing