Delay Monitor Circuit for Sensitive Nodes in SRAM-Based FPGA
arXiv:1807.11311
Abstract
This paper presents a novel monitor circuit architecture and experiments performed for detection of extra combinational delays in a high frequency SRAM-Based FPGA on delay sensitive nodes due to transient ionizing radiation.
6 Figures, 5 pages, 1 table