An Accelerated LIF Neuronal Network Array for a Large Scale Mixed-Signal Neuromorphic Architecture

Abstract

We present an array of leaky integrate-and-fire (LIF) neuron circuits designed for the second-generation BrainScaleS mixed-signal 65-nm CMOS neuromorphic hardware. The neuronal array is embedded in the analog network core of a scaled-down prototype HICANN-DLS chip. Designed as continuous-time circuits, the neurons are highly tunable and reconfigurable elements with accelerated dynamics. Each neuron integrates input current from a multitude of incoming synapses and evokes a digital spike event output. The circuit offers a wide tuning range for synaptic and membrane time constants, as well as for refractory periods to cover a number of computational models. We elucidate our design methodology, underlying circuit design, calibration and measurement results from individual sub-circuits across multiple dies. The circuit dynamics match with the behavior of the LIF mathematical model. We further demonstrate a winner-take-all network on the prototype chip as a typical element of cortical processing.

arXiv comment14 pages, 9 Figures, accepted for publication in IEEE Transactions on Circuits and Systems I

References in corpus (9)

• Memory and information processing in neuromorphic systems
• Neuromorphic electronic circuits for building autonomous cognitive systems
• Self-sustained asynchronous irregular states and Up/Down states in thalamic, cortical and thalamocortical networks of nonlinear integrate-and-fire neurons
• Six networks on a universal neuromorphic computing substrate
• Stochastic inference with spiking neurons in the high-conductance state
• Characterization and Compensation of Network-Level Anomalies in Mixed-Signal Neuromorphic Modeling Platforms
• A Mixed-Signal Structured AdEx Neuron for Accelerated Neuromorphic Cores
• Power, Energy and Speed of Embedded and Server Multi-Cores applied to Distributed Simulation of Spiking Neural Networks: ARM in NVIDIA Tegra vs Intel Xeon quad-cores
• The high-conductance state enables neural sampling in networks of LIF neurons

Cited by in corpus (18)

• Spiking Neural Networks Hardware Implementations and Challenges: a Survey
• Demonstrating Advantages of Neuromorphic Computation: A Pilot Study
• Event-Based Backpropagation can compute Exact Gradients for Spiking Neural Networks
• Bottom-up and top-down approaches for the design of neuromorphic processing systems: Tradeoffs and synergies between natural and artificial intelligence
• Control of criticality and computation in spiking neuromorphic networks with plasticity
• Neuromorphic Hardware learns to learn
• A Mixed-Signal Structured AdEx Neuron for Accelerated Neuromorphic Cores
• Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate
• CMOS-based area-and-power-efficient neuron and synapse circuits for time-domain analog spiking neural networks
• Optoelectronic Intelligence
• Simple and complex spiking neurons: perspectives and analysis in a simple STDP scenario
• Quantum computing with classical bits
• Fast and energy-efficient neuromorphic deep learning with first-spike times
• Splitting physics-informed neural networks for inferring the dynamics of integer- and fractional-order neuron models
• Supervised training of spiking neural networks for robust deployment on mixed-signal neuromorphic processors
• Closed-loop experiments on the BrainScaleS-2 architecture
• Benchmarking Physical Performance of Neural Inference Circuits
• The Why, What and How of Artificial General Intelligence Chip Development