Homogeneous Spiking Neuromorphic System for Real-World Pattern Recognition
arXiv:1506.01072 · doi:10.1109/JETCAS.2015.2433552
Abstract
A neuromorphic chip that combines CMOS analog spiking neurons and memristive synapses offers a promising solution to brain-inspired computing, as it can provide massive neural network parallelism and density. Previous hybrid analog CMOS-memristor approaches required extensive CMOS circuitry for training, and thus eliminated most of the density advantages gained by the adoption of memristor synapses. Further, they used different waveforms for pre and post-synaptic spikes that added undesirable circuit overhead. Here we describe a hardware architecture that can feature a large number of memristor synapses to learn real-world patterns. We present a versatile CMOS neuron that combines integrate-and-fire behavior, drives passive memristors and implements competitive learning in a compact circuit module, and enables in-situ plasticity in the memristor synapses. We demonstrate handwritten-digits recognition using the proposed architecture using transistor-level circuit simulations. As the described neuromorphic architecture is homogeneous, it realizes a fundamental building block for large-scale energy-efficient brain-inspired silicon chips that could lead to next-generation cognitive computing.
This is a preprint of an article accepted for publication in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol 5, no. 2, June 2015
References in corpus (2)
Cited by in corpus (8)
- A Survey of Neuromorphic Computing and Neural Networks in Hardware
- Neuro-memristive Circuits for Edge Computing: A review
- Hardware design of LIF with Latency neuron model with memristive STDP synapses
- An On-chip Trainable and Clock-less Spiking Neural Network with 1R Memristive Synapses
- Dendritic-Inspired Processing Enables Bio-Plausible STDP in Compound Binary Synapses
- A Deep Unsupervised Feature Learning Spiking Neural Network with Binarized Classification Layers for EMNIST Classification using SpykeFlow
- Energy-Efficient CMOS Memristive Synapses for Mixed-Signal Neuromorphic System-on-a-Chip
- Enabling Bio-Plausible Multi-level STDP using CMOS Neurons with Dendrites and Bistable RRAMs