Staggered Dslash Performance on Intel Xeon Phi Architecture

Abstract

The conjugate gradient (CG) algorithm is among the most essential and time consuming parts of lattice calculations with staggered quarks. We test the performance of CG and dslash, the key step in the CG algorithm, on the Intel Xeon Phi, also known as the Many Integrated Core (MIC) architecture. We try different parallelization strategies using MPI, OpenMP, and the vector processing units (VPUs).

7 Pages, 1 figure, contribution to the 32nd International Symposium on Lattice Field Theory (Lattice 2014), 23-28 June 2014, Columbia University, New York, NY, USA

Cited by in corpus (3)

• A performance evaluation of CCS QCD Benchmark on the COMA (Intel(R) Xeon Phi${}^{TM}$, KNC) system
• Conjugate gradient solvers on Intel Xeon Phi and NVIDIA GPUs
• QPACE 2 and Domain Decomposition on the Intel Xeon Phi