Introducing a Performance Model for Bandwidth-Limited Loop Kernels

Abstract

We present a performance model for bandwidth limited loop kernels which is founded on the analysis of modern cache based microarchitectures. This model allows an accurate performance prediction and evaluation for existing instruction codes. It provides an in-depth understanding of how performance for different memory hierarchy levels is made up. The performance of raw memory load, store and copy operations and a stream vector triad are analyzed and benchmarked on three modern x86-type quad-core architectures in order to demonstrate the capabilities of the model.

8 pages

Cited by in corpus (6)

• Efficient multicore-aware parallelization strategies for iterative stencil computations
• Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations
• Pushing the limits for medical image reconstruction on recent standard multicore processors
• Execution-Cache-Memory Performance Model: Introduction and Validation
• Performance Engineering for a Medical Imaging Application on the Intel Xeon Phi Accelerator
• Analysis of Intel's Haswell Microarchitecture Using The ECM Model and Microbenchmarks