A New Design for Array Multiplier with Trade off in Power and Area

Nirlakalla Ravi, A. Satish, T. Jayachandra Prasad +1

In this paper a low power and low area array multiplier with carry save adder is proposed. The proposed adder eliminates the final addition stage of the multiplier than the convent…