NewEvery arXiv paper, its researchers & institutions — mapped.
papers

Publications (27)

cs.LG2025

DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis

Zeju Li, Changran Xu, Zhengyuan Shi +11

cs.LG2024

DeepGate3: Towards Scalable Circuit Representation Learning

Zhengyuan Shi, Ziyang Zheng, Sadaf Khan +3

cs.LG2025

DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning

Zhengyuan Shi, Chengyu Ma, Ziyang Zheng +7

cs.AR2024

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations

Sadaf Khan, Zhengyuan Shi, Ziyang Zheng +2

cs.LG2023

DeepSeq: Deep Sequential Circuit Learning

Sadaf Khan, Zhengyuan Shi, Min Li +1

cs.LO2025

Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving

Zhengyuan Shi, Tiebing Tang, Jiaying Zhu +5

cs.AI2023

Addressing Variable Dependency in GNN-based SAT Solving

Zhiyuan Yan, Min Li, Zhengyuan Shi +3

cs.LG2025

MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs

Chenchen Zhao, Zhengyuan Shi, Xiangyu Wen +19

cs.AI2024

SATformer: Transformer-Based UNSAT Core Learning

Zhengyuan Shi, Min Li, Yi Liu +5

cs.LG2022

DeepTPI: Test Point Insertion with Deep Reinforcement Learning

Zhengyuan Shi, Min Li, Sadaf Khan +4

cs.AR2025

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models

Chenhao Xue, Kezhi Li, Jiaxing Zhang +7

cs.AR2026

Miter-Aware LUT Mapping: Aligning Structure and Solvability for Efficient Logic Equivalence Checking

Jiaying Zhu, Zhengyuan Shi, Mengxia Tao +3

cs.AR2024

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models

Lei Chen, Yiqi Chen, Zhufei Chu +36

cs.AR2026

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution

Zhengyuan Shi, Jingxin Wang, Tairan Cheng +3

cs.LO2026

Rethinking Clause Management for CDCL SAT Solvers

Yalun Cai, Xindi Zhang, Zhengyuan Shi +2

cs.LG2025

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale

Ziyang Zheng, Shan Huang, Jianyuan Zhong +4

cs.LG2025

Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning

Zhengyuan Shi, Jingxin Wang, Wentao Jiang +5

cs.AI2025

Circuit-Aware SAT Solving: Guiding CDCL via Conditional Probabilities

Jiaying Zhu, Ziyang Zheng, Zhengyuan Shi +2

cs.LG2021

Testability-Aware Low Power Controller Design with Evolutionary Learning

Min Li, Zhengyuan Shi, Zezhong Wang +3

cs.LG2025

DynamicRTL: RTL Representation Learning for Dynamic Circuit Behavior

Ruiyang Ma, Yunhao Zhou, Yipeng Wang +9

cs.LG2023

DeepGate2: Functionality-Aware Circuit Representation Learning

Zhengyuan Shi, Hongyang Pan, Sadaf Khan +7

cs.LG2022

DeepGate: Learning Neural Representations of Logic Gates

Min Li, Sadaf Khan, Zhengyuan Shi +3

cs.AI2023

DeepSAT: An EDA-Driven Learning Framework for SAT

Min Li, Zhengyuan Shi, Qiuxia Lai +3

cs.AR2025

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA

Zhengyuan Shi, Zeju Li, Chengyu Ma +19

cs.ET2026

GNN-based Path-aware multi-view Circuit Learning for Technology Mapping

Wentao Jiang, Jingxin Wang, Zhang Hu +5

cs.AR2025

DeepRTL2: A Versatile Model for RTL-Related Tasks

Yi Liu, Hongji Zhang, Yunhao Zhou +3

cs.AI2025

Functional Matching of Logic Subgraphs: Beyond Structural Isomorphism

Ziyang Zheng, Kezhi Li, Zhengyuan Shi +1