A VM-HDL Co-Simulation Framework for Systems with PCIe-Connected FPGAs

Shenghsun Cho, Mrunal Patel, Basavaraj Kaladagi +4

PCIe-connected FPGAs are gaining popularity as an accelerator technology in data centers. However, it is challenging to jointly develop and debug host software and FPGA hardware. C…