At-Speed Logic BIST for IP Cores

B. Cheon, E. Lee, L. -T. Wang +6

This paper describes a flexible logic BIST scheme that features high fault coverage achieved by fault-simulation guided test point insertion, real at-speed test capability for mult…